![]() The maximum timing achievable is in the balanced VHDL code version and it is about 80 MHz in the cascaded adder implementation and about 107 MHz in the balanced tree adder implementation. A timing and area report for the two design is reported inAs clear, on a, equivalent to the Cyclone II Altera FPGA, the area and timing report for the two-different implementation differs both on area and timing. The FOR-LOOP implementation triggers different hardware architecture. Figure 5 – Quartus II RTL viewer Figure 6 Quartus II area and timing report summary for Cyclone II Xilinx ISE Implementationimplements the different VHDL description of the adder in a slightly different way and the implementation depends on the VHDL RTL code. ![]() As clear from Figure 5, the RTL viewer reports different implementation for the VHDL code of cascaded adder or balanced tree adder.In the first case, the adder tree is not balanced, in the second case the addition is performed using a balance adder tree.In both cases, the Fitter and netlist optimizer implements on an the same hardware mapping as clear from the fitter report and timing analysis in Figure 6. If we try to layout either the parity check VHDL code or the accumulator VHDL code the VHDL synthesize can optimize our code implementing the best hardware structure for the device we are using.Altera/Intel Implementationimplements the different VHDL description of the adder in the same way. ![]() ![]() VHDL Iterative StatementIn VHDL the FOR-LOOP statement is a sequential statement that can be used inside a process statement as well as in subprograms.The FOR-LOOP statement is used whenever an operation needs to be repeated.In VHDL behavioral code, i.e. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. Archives
March 2023
Categories |